Posts by Collection

portfolio

projects

AI for Healthcare

Published:

Applying ML expertise to solve real-world problems beyond hardware, demonstrating transferable machine learning techniques through multimodal medical diagnosis systems with significant accuracy improvements.

Hardware Security & IP Protection

Published:

Protecting hardware IP across the stack — physical-aware eFPGA redaction guided by GNNs, logic-locking schemes (ObfusLock, DE2), and extending circuit-protection techniques to secure AI accelerators (LLA).

Formal Verification & Equivalence Checking

Published:

Rigorous, automated equivalence checking for sequential, non-cycle-accurate design transformations — SE3 and RE3 — plus formal reasoning about the robustness of learned models.

Physical Design Methodology & Legalization

Published:

Building physical-design methodology and GPU-accelerated flows that turn continuous placements into legal, high-quality layouts — a TwinTree-based quality-preserving legalizer and DREAMPlace-based acceleration validated on industrial-scale designs.

ML for Physical Design

Published:

Graph neural networks that learn directly from netlist and layout features — timing-aware placement initialization, routing-congestion prediction, and data-driven floorplanning trained on real-world SoC layouts.

Agentic Design Automation

Published:

An LLM-driven agent that plans and executes the full physical-design flow — floorplanning, placement, legalization, and routing — invoking ML engines and commercial EDA tools under unified PPA objectives while staying on physically valid states.

publications

A Combination of DNN and BN for Automatic Skin Disease Diagnosis

Published in IEEE 20th International Symposium on Biomedical Imaging (ISBI), 2023

This paper is about an automatic skin disease diagnosis architecture that combines deep neural networks as nodes into Bayesian networks, which combines human knowledge with the perceptual results of deep learning tools.

Certifying Global Robustness for Deep Neural Networks

Published in arXiv preprint arXiv:2405.20556, 2024

A method for certifying the global robustness of deep neural networks, providing guarantees that hold across the input space rather than only around individual samples.

Evaluating the Security of Logic Locking on Deep Neural Networks

Published in 61th ACM/IEEE Design Automation Conference (DAC), 2024

This paper demonstrates the vulnerability of HPNN-style logic locking schemes on deep neural networks by proposing a systematic I/O attack that combines algebraic and learning-based approaches to efficiently extract protected parameters.

Property Guided Secure Configuration Space Search

Published in 27th Information Security Conference (ISC), 2024

This paper is about INCISE, a symbolic model checking algorithm that efficiently searches for secure configuration spaces, enabling system engineers to quickly verify configuration security, and successfully demonstrated its effectiveness on cellular network emergency call systems.

Multimodal Bayesian Networks for Automatic Skin Disease Diagnosis

Published in 2024 IEEE International Conference on Bioinformatics and Biomedicine (BIBM), 2024

This paper proposes an extensible multimodal Bayesian network architecture that efficiently integrates deep neural networks with clinical metadata for skin disease diagnosis, achieving 19.3% accuracy improvement over baseline methods.

DE2: SAT-Based Sequential Logic Decryption with a Functional Description

Published in 2025 Design, Automation & Test in Europe Conference (DATE), 2024

This paper introduces DE2, a novel SAT-based attacking algorithm that leverages high-level functional specifications for sequential logic decryption, featuring an automatic alignment mechanism and the LIM algorithm for enhanced logic locking analysis.

RE3: Finding Refinement Relations with Relational Mapping Abstraction

Published in 62nd ACM/IEEE Design Automation Conference (DAC), 2025

This paper presents a rigorous and efficient sequential equivalence checking algorithm for non-cycle-accurate designs that can automatically find concise and human-comprehensible refinement relations, with applications including regression verification and LLM-generated RTL design validation.

Graph Neural Network Based Initialization for Timing Driven Placement

Published in ACM Transactions on Design Automation of Electronic Systems (TODAES), 2026

Graph neural networks learn cell- and net-level embeddings from the netlist to produce timing-aware initial placements, warm-starting the analytical placer to cut placement iterations and improve post-placement timing.

Quality-Preserving Legalization for Analytical Floorplanning

Published in International Conference on Computer-Aided Design (ICCAD), 2026

A new legalization workflow that preserves the quality of analytical floorplanning: twin binary trees capture the relation between adjacent blocks and a differentiable model optimizes their coordinates, matching or surpassing commercial and open-source macro placers on the TILOS MacroPlacement benchmarks in post-route timing and wirelength.

talks

teaching

Teaching experience 1

Undergraduate course, University 1, Department, 2014

This is a description of a teaching experience. You can use markdown like any other post.

Teaching experience 2

Workshop, University 1, Department, 2015

This is a description of a teaching experience. You can use markdown like any other post.